

FIG. 1

System-2: Block Diagram of a Multiprocessor system incorporating Destroyer with UABM




Figure 2

300

Universal Asynchronous Boundary Module

318

320

TITLE: UNIVERSAL ASYNCHRONOUS BOUNDARY MODULE
INVENTORS: PARAS SHAH AND PRASHANTHA KALLURAYA
ATTY DKT NO.: H052617.1140US0





Figure 3

The output mask is used in where support is needed for domain to be in reset while the domain is not. It prevents output_pulses from occurring reset of the input flip-

Universal Asynchronous Boundary Module - Case: Input Clock Domain Reset Asserted




Note: Asserting the output mask prevents possible occurrence of erroneous pulse when input clock domain's reset (input reset) is asserted

406

Figure 4

Universal Asynchronous Boundary Module - Case: Output Clock Domain
Reset Asserted




Note: Asserting the output mask prevents possible occurrence of erroneous pulse when output clock domain's reset (output reset) is asserted

Figure 5

UABM Test #1

Paras Shah

P. 02



Group: Test
reset = 0
input_clock = 0
input_pulse = 0
point_A = 0
point_B = 0
output_clock = 0
point_C = 0
point_D = 0
output_pulse = 0

600 602 604 606 608 610 612 614 618 620 622 624

Figure 6

UABM Test #2

Paras Shah

P. 03

Test 2465001

FAX NO. 2815181134

OCT-18-01 THU 01:58 PM COMPAG

TITLE: UNIVERSAL ASYNCHRONOUS BOUNDARY MODULE
INVENTORS: PARAS SHAH AND PRASHANTHA KALLURAYA
ATTY DKT NO.: H052617.1140US0




Figure 17

Printed by DAI SignalScan 6.0.1.1 from Design Acceleration, Inc.

Printed on Wed Jan 5 18:08:22 2000

Figure 8

